1223221

9780792395058

Modeling of Electrical Overstress in Integrated Circuits

Modeling of Electrical Overstress in Integrated Circuits
$131.75
$3.95 Shipping
List Price
$219.00
Discount
39% Off
You Save
$87.25

  • Condition: New
  • Provider: gridfreed Contact
  • Provider Rating:
    69%
  • Ships From: San Diego, CA
  • Shipping: Standard
  • Comments: New. In shrink wrap. Looks like an interesting title!

seal  
$63.28
$3.95 Shipping
List Price
$219.00
Discount
71% Off
You Save
$155.72

  • Condition: Good
  • Provider: Ergodebooks Contact
  • Provider Rating:
    82%
  • Ships From: Multiple Locations
  • Shipping: Standard
  • Comments: Buy with confidence. Excellent Customer Service & Return policy.

seal  

Ask the provider about this item.

Most renters respond to questions in 48 hours or less.
The response will be emailed to you.
Cancel
  • ISBN-13: 9780792395058
  • ISBN: 0792395050
  • Publisher: Springer

AUTHOR

Diaz, Carlos H., Kang, S.M.(Steve), Duvvury, Charvaka

SUMMARY

Electrical overstress (EOS) and Electrostatic discharge (ESD) pose one of the most dominant threats to integrated circuits (ICs). These reliability concerns are becoming more serious with the downward scaling of device feature sizes. Modeling of Electrical Overstress in Integrated Circuits presents a comprehensive analysis of EOS/ESD-related failures in I/O protection devices in integrated circuits. The design of I/O protection circuits has been done in a hit-or-miss way due to the lack of systematic analysis tools and concrete design guidelines. In general, the development of on-chip protection structures is a lengthy expensive iterative process that involves tester design, fabrication, testing and redesign. When the technology is changed, the same process has to be repeated almost entirely. This can be attributed to the lack of efficient CAD tools capable of simulating the device behavior up to the onset of failure which is a 3-D electrothermal problem. For these reasons, it is important to develop and use an adequate measure of the EOS robustness of integrated circuits in order to address the on-chip EOS protection issue. Fundamental understanding of the physical phenomena leading to device failures under ESD/EOS events is needed for the development of device models and CAD tools that can efficiently describe the device behavior up to the onset of thermal failure. Modeling of Electrical Overstress in Integrated Circuits is for VLSI designers and reliability engineers, particularly those who are working on the development of EOS/ESD analysis tools. CAD engineers working on development of circuit level and device level electrothermal simulators will also benefit from the material covered. This book will also be of interest to researchers and first and second year graduate students working in semiconductor devices and IC reliability fields.Diaz, Carlos H. is the author of 'Modeling of Electrical Overstress in Integrated Circuits' with ISBN 9780792395058 and ISBN 0792395050.

[read more]

Questions about purchases?

You can find lots of answers to common customer questions in our FAQs

View a detailed breakdown of our shipping prices

Learn about our return policy

Still need help? Feel free to contact us

View college textbooks by subject
and top textbooks for college

The ValoreBooks Guarantee

The ValoreBooks Guarantee

With our dedicated customer support team, you can rest easy knowing that we're doing everything we can to save you time, money, and stress.